Verilator

Open-source tool used for the simulation and verification of digital circuits. It converts Verilog hardware description language (HDL) code into C++ or SystemC code, enabling high-speed, cycle-accurate simulation of hardware designs. Verilator is primarily used by developers of complex digital systems, such as processors and system-on-chip (SoC) designs.